PS2 cut 1
[fpgaboy.git] / System.v
CommitLineData
a85b19a7
JW
1
2`timescale 1ns / 1ps
6d070aee 3module SimROM(
a85b19a7
JW
4 input [15:0] address,
5 inout [7:0] data,
6 input clk,
7 input wr, rd);
8
a8f4468d 9 reg rdlatch = 0;
2854e399
JW
10 reg [7:0] odata;
11
6d070aee 12 reg [7:0] rom [32767:0];
a85b19a7
JW
13 initial $readmemh("rom.hex", rom);
14
15 wire decode = address[15:13] == 0;
a8f4468d
JW
16 always @(posedge clk) begin
17 rdlatch <= rd && decode;
2854e399 18 odata <= rom[address[10:0]];
a8f4468d
JW
19 end
20 assign data = rdlatch ? odata : 8'bzzzzzzzz;
a85b19a7
JW
21endmodule
22
91c74a3f
JW
23module BootstrapROM(
24 input [15:0] address,
25 inout [7:0] data,
26 input clk,
27 input wr, rd);
28
a8f4468d 29 reg rdlatch = 0;
e29171aa 30 reg [7:0] addrlatch = 0;
49c326da
JW
31 reg romno = 0, romnotmp = 0;
32 reg [7:0] brom0 [255:0];
33 reg [7:0] brom1 [255:0];
34
35 initial $readmemh("fpgaboot.hex", brom0);
36 initial $readmemh("gbboot.hex", brom1);
6d070aee
JW
37
38`ifdef isim
39 initial romno <= 1;
40`endif
91c74a3f
JW
41
42 wire decode = address[15:8] == 0;
49c326da 43 wire [7:0] odata = (romno == 0) ? brom0[addrlatch] : brom1[addrlatch];
e29171aa 44 always @(posedge clk) begin
a8f4468d 45 rdlatch <= rd && decode;
e29171aa 46 addrlatch <= address[7:0];
49c326da
JW
47 if (wr && decode) romnotmp <= data[0];
48 if (rd && address == 16'h0000) romno <= romnotmp; /* Latch when the program restarts. */
e29171aa 49 end
a8f4468d 50 assign data = rdlatch ? odata : 8'bzzzzzzzz;
91c74a3f
JW
51endmodule
52
53module MiniRAM(
6bd4619b
JW
54 input [15:0] address,
55 inout [7:0] data,
56 input clk,
57 input wr, rd);
58
59 reg [7:0] ram [127:0];
60
61 wire decode = (address >= 16'hFF80) && (address <= 16'hFFFE);
a8f4468d 62 reg rdlatch = 0;
6bd4619b 63 reg [7:0] odata;
a8f4468d 64 assign data = rdlatch ? odata : 8'bzzzzzzzz;
6bd4619b 65
68ce013e 66 always @(posedge clk)
6bd4619b 67 begin
a8f4468d
JW
68 rdlatch <= rd && decode;
69 if (decode) // This has to go this way. The only way XST knows how to do
70 begin // block ram is chip select, write enable, and always
6bd4619b
JW
71 if (wr) // reading. "else if rd" does not cut it ...
72 ram[address[6:0]] <= data;
73 odata <= ram[address[6:0]];
74 end
75 end
c279b666 76endmodule
6bd4619b 77
74610a87
JW
78module CellularRAM(
79 input clk,
80 input [15:0] address,
81 inout [7:0] data,
82 input wr, rd,
83 output wire cr_nADV, cr_nCE, cr_nOE, cr_nWE, cr_CRE, cr_nLB, cr_nUB, cr_CLK,
84 output wire [22:0] cr_A,
85 inout [15:0] cr_DQ);
86
87 parameter ADDR_PROGADDRH = 16'hFF60;
88 parameter ADDR_PROGADDRM = 16'hFF61;
89 parameter ADDR_PROGADDRL = 16'hFF62;
90 parameter ADDR_PROGDATA = 16'hFF63;
6d070aee 91 parameter ADDR_MBC = 16'hFF64;
74610a87 92
a8f4468d
JW
93 reg rdlatch = 0, wrlatch = 0;
94 reg [15:0] addrlatch = 0;
95 reg [7:0] datalatch = 0;
96
74610a87
JW
97 reg [7:0] progaddrh, progaddrm, progaddrl;
98
1eefdc8e
JW
99 reg [22:0] progaddr;
100
6d070aee
JW
101 reg [7:0] mbc_emul = 8'b00000101; // High bit is whether we're poking flash
102 // low 7 bits are the MBC that we are emulating
103
74610a87
JW
104 assign cr_nADV = 0; /* Addresses are always valid! :D */
105 assign cr_nCE = 0; /* The chip is enabled */
106 assign cr_nLB = 0; /* Lower byte is enabled */
107 assign cr_nUB = 0; /* Upper byte is enabled */
108 assign cr_CRE = 0; /* Data writes, not config */
109 assign cr_CLK = 0; /* Clock? I think not! */
110
a8f4468d 111 wire decode = (addrlatch[15:14] == 2'b00) /* extrom */ || (addrlatch[15:13] == 3'b101) /* extram */ || (addrlatch == ADDR_PROGDATA);
74610a87 112
6d070aee
JW
113 reg [3:0] rambank = 0;
114 reg [8:0] rombank = 1;
115
a8f4468d 116 assign cr_nOE = decode ? ~rdlatch : 1;
6d070aee 117 assign cr_nWE = (decode && ((addrlatch == ADDR_PROGDATA) || (mbc_emul[6:0] == 0))) ? ~wrlatch : 1;
74610a87 118
a8f4468d 119 assign cr_DQ = (~cr_nOE) ? 16'bzzzzzzzzzzzzzzzz : {8'b0, datalatch};
6d070aee
JW
120 assign cr_A = (addrlatch[15:14] == 2'b00) ? /* extrom, home bank */ {9'b0,addrlatch[13:0]} :
121 (addrlatch[15:14] == 2'b01) ? /* extrom, paged bank */ {rombank, addrlatch[13:0]} :
122 (addrlatch[15:13] == 3'b101) ? /* extram */ {1'b1, 5'b0, rambank, addrlatch[12:0]} :
123 (addrlatch == ADDR_PROGDATA) ? progaddr :
74610a87
JW
124 23'b0;
125
a8f4468d 126 always @(posedge clk) begin
74610a87
JW
127 case (address)
128 ADDR_PROGADDRH: if (wr) progaddrh <= data;
129 ADDR_PROGADDRM: if (wr) progaddrm <= data;
130 ADDR_PROGADDRL: if (wr) progaddrl <= data;
1eefdc8e 131 ADDR_PROGDATA: if (rd || wr) begin
3db3fc27
JW
132 progaddr <= {progaddrh[6:0], progaddrm[7:0], progaddrl[7:0]};
133 {progaddrh[6:0], progaddrm[7:0], progaddrl[7:0]} <= {progaddrh[6:0], progaddrm[7:0], progaddrl[7:0]} + 23'b1;
1eefdc8e 134 end
6d070aee
JW
135 ADDR_MBC: begin
136 mbc_emul <= data;
137 rambank <= 0;
138 rombank <= 1;
139 end
74610a87 140 endcase
6d070aee
JW
141
142 if (mbc_emul[6:0] == 5) begin
143 if ((address[15:12] == 4'h2) && wr)
144 rombank <= {rombank[8], data};
145 else if ((address[15:12] == 4'h3) && wr)
146 rombank <= {data[0], rombank[7:0]};
147 else if ((address[15:12] == 4'h4) && wr)
148 rambank <= data[3:0];
149 end
150
a8f4468d
JW
151 rdlatch <= rd;
152 wrlatch <= wr;
153 addrlatch <= address;
154 datalatch <= data;
155 end
74610a87 156
a8f4468d
JW
157 assign data = (rdlatch && decode) ?
158 (addrlatch == ADDR_PROGADDRH) ? progaddrh :
159 (addrlatch == ADDR_PROGADDRM) ? progaddrm :
160 (addrlatch == ADDR_PROGADDRL) ? progaddrl :
74610a87
JW
161 cr_DQ
162 : 8'bzzzzzzzz;
163endmodule
164
a85b19a7
JW
165module InternalRAM(
166 input [15:0] address,
167 inout [7:0] data,
168 input clk,
169 input wr, rd);
170
fe3dc890 171 // synthesis attribute ram_style of ram is block
616eebe0 172 reg [7:0] ram [8191:0];
a85b19a7 173
74610a87 174 wire decode = (address >= 16'hC000) && (address <= 16'hFDFF); /* This includes echo RAM. */
a85b19a7 175 reg [7:0] odata;
a8f4468d
JW
176 reg rdlatch = 0;
177 assign data = rdlatch ? odata : 8'bzzzzzzzz;
a85b19a7 178
68ce013e 179 always @(posedge clk)
a85b19a7 180 begin
a8f4468d 181 rdlatch <= rd && decode;
74610a87
JW
182 if (decode) // This has to go this way. The only way XST knows how to do
183 begin // block ram is chip select, write enable, and always
95143d64 184 if (wr) // reading. "else if rd" does not cut it ...
616eebe0
JW
185 ram[address[12:0]] <= data;
186 odata <= ram[address[12:0]];
c87db60a 187 end
a85b19a7
JW
188 end
189endmodule
190
191module Switches(
192 input [15:0] address,
193 inout [7:0] data,
194 input clk,
195 input wr, rd,
196 input [7:0] switches,
9c834ff2 197 output reg [7:0] ledout = 0);
a85b19a7
JW
198
199 wire decode = address == 16'hFF51;
200 reg [7:0] odata;
a8f4468d
JW
201 reg rdlatch = 0;
202 assign data = rdlatch ? odata : 8'bzzzzzzzz;
a85b19a7 203
68ce013e 204 always @(posedge clk)
a85b19a7 205 begin
a8f4468d 206 rdlatch <= rd && decode;
a85b19a7
JW
207 if (decode && rd)
208 odata <= switches;
209 else if (decode && wr)
210 ledout <= data;
211 end
212endmodule
213
e7fb589a
JW
214`ifdef isim
215module Dumpable(input [2:0] r, g, input [1:0] b, input hs, vs, vgaclk);
216endmodule
217`endif
218
a85b19a7 219module CoreTop(
e7fb589a
JW
220`ifdef isim
221 output reg vgaclk = 0,
222 output reg clk = 0,
223`else
a85b19a7
JW
224 input xtal,
225 input [7:0] switches,
ff7fd7f2 226 input [3:0] buttons,
a85b19a7
JW
227 output wire [7:0] leds,
228 output serio,
298e8085 229 input serin,
a85b19a7 230 output wire [3:0] digits,
00573fd5 231 output wire [7:0] seven,
74610a87
JW
232 output wire cr_nADV, cr_nCE, cr_nOE, cr_nWE, cr_CRE, cr_nLB, cr_nUB, cr_CLK,
233 output wire [22:0] cr_A,
234 inout [15:0] cr_DQ,
bc75fc67 235 input ps2c, ps2d,
e7fb589a 236`endif
00573fd5
JW
237 output wire hs, vs,
238 output wire [2:0] r, g,
09c1936c
JW
239 output wire [1:0] b,
240 output wire soundl, soundr);
e7fb589a
JW
241
242`ifdef isim
243 always #62 clk <= ~clk;
244 always #100 vgaclk <= ~vgaclk;
245
246 Dumpable dump(r,g,b,hs,vs,vgaclk);
a85b19a7 247
e7fb589a
JW
248 wire [7:0] leds;
249 wire serio;
298e8085 250 wire serin = 1;
e7fb589a
JW
251 wire [3:0] digits;
252 wire [7:0] seven;
253 wire [7:0] switches = 8'b0;
254 wire [3:0] buttons = 4'b0;
255`else
fe3dc890
JW
256 wire xtalb, clk, vgaclk;
257 IBUFG iclkbuf(.O(xtalb), .I(xtal));
258 CPUDCM dcm (.CLKIN_IN(xtalb), .CLKFX_OUT(clk));
259 pixDCM pixdcm (.CLKIN_IN(xtalb), .CLKFX_OUT(vgaclk));
bc75fc67 260 wire [7:0] ps2buttons;
e7fb589a
JW
261`endif
262
91c74a3f
JW
263 wire [15:0] addr [1:0];
264 wire [7:0] data [1:0];
265 wire wr [1:0], rd [1:0];
f8db6448 266
a6b499da 267 wire irq, tmrirq, lcdcirq, vblankirq, btnirq;
f8db6448 268 wire [7:0] jaddr;
6c46357c 269 wire [1:0] state;
d1b40456 270 wire ack;
179b4347 271
a85b19a7 272 GBZ80Core core(
179b4347 273 .clk(clk),
91c74a3f
JW
274 .bus0address(addr[0]),
275 .bus0data(data[0]),
276 .bus0wr(wr[0]),
277 .bus0rd(rd[0]),
278 .bus1address(addr[1]),
279 .bus1data(data[1]),
280 .bus1wr(wr[1]),
281 .bus1rd(rd[1]),
f8db6448 282 .irq(irq),
d1b40456 283 .irqack(ack),
6c46357c
JW
284 .jaddr(jaddr),
285 .state(state));
a85b19a7 286
91c74a3f
JW
287 BootstrapROM brom(
288 .address(addr[1]),
289 .data(data[1]),
290 .clk(clk),
291 .wr(wr[1]),
292 .rd(rd[1]));
293
74610a87 294`ifdef isim
6d070aee 295 SimROM rom(
91c74a3f
JW
296 .address(addr[0]),
297 .data(data[0]),
a85b19a7 298 .clk(clk),
91c74a3f
JW
299 .wr(wr[0]),
300 .rd(rd[0]));
74610a87
JW
301`else
302 CellularRAM cellram(
303 .address(addr[0]),
304 .data(data[0]),
305 .clk(clk),
306 .wr(wr[0]),
7c1b9e8e 307 .rd(rd[0]),
74610a87
JW
308 .cr_nADV(cr_nADV),
309 .cr_nCE(cr_nCE),
310 .cr_nOE(cr_nOE),
7c1b9e8e 311 .cr_nWE(cr_nWE),
74610a87
JW
312 .cr_CRE(cr_CRE),
313 .cr_nLB(cr_nLB),
314 .cr_nUB(cr_nUB),
315 .cr_CLK(cr_CLK),
316 .cr_A(cr_A),
317 .cr_DQ(cr_DQ));
318`endif
a85b19a7 319
fe3dc890
JW
320 wire lcdhs, lcdvs, lcdclk;
321 wire [2:0] lcdr, lcdg;
322 wire [1:0] lcdb;
323
537e1f83 324 LCDC lcdc(
537e1f83 325 .clk(clk),
91c74a3f
JW
326 .addr(addr[0]),
327 .data(data[0]),
328 .wr(wr[0]),
329 .rd(rd[0]),
00573fd5
JW
330 .lcdcirq(lcdcirq),
331 .vblankirq(vblankirq),
fe3dc890
JW
332 .lcdclk(lcdclk),
333 .lcdhs(lcdhs),
334 .lcdvs(lcdvs),
335 .lcdr(lcdr),
336 .lcdg(lcdg),
337 .lcdb(lcdb));
338
339 Framebuffer fb(
340 .lcdclk(lcdclk),
341 .lcdhs(lcdhs),
342 .lcdvs(lcdvs),
343 .lcdr(lcdr),
344 .lcdg(lcdg),
345 .lcdb(lcdb),
346 .vgaclk(vgaclk),
00573fd5
JW
347 .vgahs(hs),
348 .vgavs(vs),
349 .vgar(r),
350 .vgag(g),
351 .vgab(b));
6d070aee 352
bc75fc67
JW
353 wire [7:0] sleds;
354`ifdef isim
355 assign leds = sleds;
356`else
357 assign leds = sleds | ps2buttons;
358`endif
6d070aee
JW
359 Switches sw(
360 .clk(clk),
361 .address(addr[0]),
362 .data(data[0]),
363 .wr(wr[0]),
364 .rd(rd[0]),
bc75fc67 365 .ledout(sleds),
6d070aee
JW
366 .switches(switches)
367 );
a6b499da 368
bc75fc67
JW
369`ifdef isim
370`else
371 PS2Button ps2(
372 .inclk(ps2c),
373 .indata(ps2d),
374 .buttons(ps2buttons)
375 );
376`endif
377
a6b499da
JW
378 Buttons ass(
379 .core_clk(clk),
380 .addr(addr[0]),
381 .data(data[0]),
382 .wr(wr[0]),
383 .rd(rd[0]),
384 .int(btnirq),
bc75fc67 385 `ifdef isim
a6b499da 386 .buttons(switches)
bc75fc67
JW
387 `else
388 .buttons(ps2buttons)
389 `endif
a6b499da 390 );
6d070aee 391
a85b19a7 392 AddrMon amon(
eb0f2fe1 393 .clk(clk),
91c74a3f 394 .addr(addr[0]),
eb0f2fe1
JW
395 .digit(digits),
396 .out(seven),
6c46357c
JW
397 .freeze(buttons[0]),
398 .periods(
179b4347
JW
399 (state == 2'b00) ? 4'b0010 :
400 (state == 2'b01) ? 4'b0001 :
401 (state == 2'b10) ? 4'b1000 :
402 4'b0100) );
a85b19a7 403
06ad3a30 404 UART nouart ( /* no u */
91c74a3f
JW
405 .clk(clk),
406 .addr(addr[0]),
407 .data(data[0]),
408 .wr(wr[0]),
409 .rd(rd[0]),
298e8085
JW
410 .serial(serio),
411 .serialrx(serin)
eb0f2fe1 412 );
9aa931d1 413
eb0f2fe1 414 InternalRAM ram(
9aa931d1 415 .clk(clk),
91c74a3f
JW
416 .address(addr[0]),
417 .data(data[0]),
418 .wr(wr[0]),
419 .rd(rd[0])
eb0f2fe1 420 );
6bd4619b
JW
421
422 MiniRAM mram(
6bd4619b 423 .clk(clk),
91c74a3f
JW
424 .address(addr[1]),
425 .data(data[1]),
426 .wr(wr[1]),
427 .rd(rd[1])
6bd4619b 428 );
06ad3a30 429
06ad3a30
JW
430 Timer tmr(
431 .clk(clk),
91c74a3f
JW
432 .addr(addr[0]),
433 .data(data[0]),
434 .wr(wr[0]),
435 .rd(rd[0]),
eb0f2fe1
JW
436 .irq(tmrirq)
437 );
06ad3a30
JW
438
439 Interrupt intr(
440 .clk(clk),
91c74a3f
JW
441 .addr(addr[0]),
442 .data(data[0]),
443 .wr(wr[0]),
444 .rd(rd[0]),
00573fd5 445 .vblank(vblankirq),
537e1f83 446 .lcdc(lcdcirq),
06ad3a30 447 .tovf(tmrirq),
e7fb589a 448 .serial(1'b0),
a6b499da 449 .buttons(btnirq),
06ad3a30 450 .master(irq),
d1b40456 451 .ack(ack),
06ad3a30 452 .jaddr(jaddr));
09c1936c
JW
453
454 Soundcore sound(
455 .core_clk(clk),
91c74a3f
JW
456 .addr(addr[0]),
457 .data(data[0]),
458 .rd(rd[0]),
459 .wr(wr[0]),
09c1936c
JW
460 .snd_data_l(soundl),
461 .snd_data_r(soundr));
a85b19a7 462endmodule
This page took 0.119542 seconds and 4 git commands to generate.