]> Joshua Wise's Git repositories - firearm.git/shortlog
firearm.git
2010-08-28 Joshua WiseAdd chip enable correctness for CellularRAM. master msater
2010-03-12 Joshua WiseAdd support for CellularRAM on Nexys2.
2010-03-11 Joshua WiseDCache: Rename more internal wires.
2010-03-11 Joshua Wisesystem: Correct routing regressions from renames.
2010-03-11 Joshua WiseRegFile: I/O rename
2010-03-11 Joshua WiseDCache: I/O rename
2010-03-11 Joshua WiseMemory: Input renaming pass.
2010-03-11 Joshua WiseExecute: Pass 1 repiping finished.
2010-03-11 Joshua Wisetests/Makefile: Build without THUMB support. This...
2010-03-10 Joshua WiseGlobal: More re-piping, and a bugfix for a bug recently...
2010-03-10 Joshua Wisetests/Makefile: Build the testbench by default with...
2010-03-09 Joshua WiseIssue: AUTORESET.
2010-03-09 Joshua WiseIssue: Fix pipe names.
2010-02-27 Joshua WiseRegfile: Rename signals for correct pipe stages.
2010-02-22 Joshua WiseICache: Change cache_data to block RAM (yay!).
2010-02-22 Joshua WiseICache, Fetch: Re-pipe things such that the icache...
2010-02-22 Joshua Wisexst/Console: Change divisors.
2010-02-22 Joshua WiseFetch, ICache: Autoize ICache/Fetch interface, and...
2010-02-22 Joshua WiseMakefile: Add 'auto' target to verilog-modeify.
2010-02-21 Joshua Wisebuild system: Produce a top level makefile that invokes...
2010-02-21 Joshua WiseTestbench: use 'urxvt', not 'rxvt'.
2009-03-18 Joshua WiseConsole: Put the core in its own clock domain.
2009-03-18 Joshua WiseMakefile: No longer need symlinked files.
2009-03-18 Joshua WiseAdd testbench padded hex.
2009-03-18 Joshua Wisexst: Add synthesis files (part 1).
2009-03-18 Joshua Wisetestbench: Add a putc(getc()) loop.
2009-03-18 Joshua WiseTerminal: Fix to have non-blocking assigns in flop...
2009-03-17 Joshua WiseMemory: Add work-around for Xilinx bug in MULT.
2009-03-17 Joshua WiseDCache: Clear out a rw_wait reference in a $display...
2009-03-17 Joshua WiseFetch: Rewrite for the 317235784th time, this time...
2009-02-26 Joshua WiseMemory: Fix bug in which swp_oldval does not get latche...
2009-02-22 Joshua WiseMemory: Do not progress LSM state machine if rw_wait.
2009-02-22 Joshua WiseMemory: Fix multisource for offset.
2009-02-09 Joshua WiseMemory: Clean up some sadness with wr_data where no...
2009-02-01 Joshua WiseMemory: Fix up latch logic for LDM/STM.
2009-01-31 Joshua WiseMemory: Only make the final latch for prev_reg and...
2009-01-31 Joshua WiseMemory: Split out bus address and data control logic...
2009-01-31 Joshua WiseMemory: Move offset, addr, and raddr to address generat...
2009-01-31 Joshua WiseMemory: Move all bus control logic to its own always...
2009-01-31 Joshua WiseMemory: Move coprocessor and register outputs to their...
2009-01-31 Joshua WiseMemory: Move all state machine code out to its own...
2009-01-31 Joshua WiseMemory: Remove magic numbers from state machines.
2009-01-25 Joshua WiseIssue, system, RegFile: First pass at adding resets.
2009-01-25 Joshua Wisetests/Makefile: Add a target to pad binaries for Xilinx...
2009-01-25 Joshua WiseMemory: Fix up a constant that was typoed and malformed.
2009-01-24 Joshua WiseDCache, ICache: Make cache_data a 1-D array to enable...
2009-01-24 Joshua WiseSystem, Terminal: Provide real-world outputs on non...
2009-01-24 Joshua WiseFetch: Fix async reset to actually not do it wrong.
2009-01-24 Joshua WiseIssue: Use wires, since again XST can't always @(cpsr_i...
2009-01-24 Joshua WiseRegFile: Move to assigns, since XST can't always @...
2009-01-24 Joshua WiseDCache, ICache: Move curdata out to its own wire for...
2009-01-24 Joshua WiseBigBlockRAM: Remove excess F.
2009-01-24 Joshua WiseExecute: Split things out into their own always blocks...
2009-01-24 Joshua WiseDecode: De-UNOPTFLAT it.
2009-01-24 Joshua WiseAdd a BigBlockRAM that's 8MB (and obviously not very...
2009-01-24 Joshua Wisetests/*.hex: Update hex files.
2009-01-24 Joshua WiseAdd a .gitattributes file to force hex files to be...
2009-01-24 Joshua Wisetests/miniblarg: Make the ROM easier to read.
2009-01-24 Joshua WiseTerminal: Add support for reading characters.
2009-01-24 Joshua WiseMemory: Add STRB support, en manera de A.
2009-01-23 Joshua Wisetests/u-boot.hex: Add initial hex file.
2009-01-23 Joshua WiseExecute: Fix carry flag on subtraction operations.
2009-01-23 Joshua WiseIssue: Fix case in which lr is read in the instruction...
2009-01-22 Joshua Wisetests/testbench: Commit new .hex file built with -O3...
2009-01-22 Joshua WiseExecute: Branches allow somebody else to take precedenc...
2009-01-22 Joshua WiseFetch: Allow new queued jumps to take precedence over...
2009-01-22 Joshua Wisesystem, Writeback, Memory, Execute: Only update the...
2009-01-21 Joshua WiseDCache/ICache: reg i -> integer i
2009-01-19 Joshua WiseIssue: Fix use_regs for LDRSTR when not acting on an...
2009-01-19 Joshua WiseMemory: Fix the case where a LDM/LDR/LDRH/STM/STR/STRH...
2009-01-19 Joshua WiseMemory: Add one more state to lsr/lsrh/lsm to force...
2009-01-18 Joshua WiseMemory: Fix bug in which multiplies would cause a HDATA...
2009-01-18 Joshua Wisetests/testbench: Add miniblarg. Put ldm_bonehead in...
2009-01-18 Joshua Wisetests/Makefile: Add CFLAGS for LOL2FAST2FURIOUS.
2009-01-18 Joshua WiseMemory: Change offset latch in LDM so that there is...
2009-01-17 Joshua Wisetests/testbench: Update output formatting for testbench.
2009-01-17 Joshua WiseDCache/ICache: Invalidate while filling, so if the...
2009-01-15 Joshua Wisetests/testbench: Allow compilation on x86.
2009-01-15 Joshua WiseDCache: Be more verbose about fills.
2009-01-15 Joshua WiseBlockRAM: Write before read so that reads the next...
2009-01-15 Joshua WiseExecute: fix rdiff
2009-01-14 Joshua WiseMemory: Add delayed flush. Make outbubble correct...
2009-01-14 Joshua WiseExecute: Fix outbubble on multiplier so that it remembe...
2009-01-14 Joshua WiseExecute: Add delayed flush logic.
2009-01-14 Joshua WiseICache and DCache: Do not accept fill data if the bus_r...
2009-01-14 Joshua WiseIssue: Add logic to defer a flush if need be (i.e....
2009-01-14 Joshua Wisetests/costas: respin .hex
2009-01-14 Joshua Wisetests: Add the new testbench.
2009-01-14 Joshua Wiseanulib: move the stack ALL the way up
2009-01-14 Joshua WiseFetch: Also queue up a jump if we are stalled.
2009-01-13 Joshua WiseDCache: Change verbosity.
2009-01-13 Joshua Wisesystem: Swap ICache and DCache in arbiter order.
2009-01-13 Joshua Wiseanulib: Move the stack up.
2009-01-11 Joshua WiseCostas: Remove while(1) and allow proper returns.
2009-01-11 Joshua WiseMemory: Instrument LDMSTM. Do not write back if writeb...
2009-01-11 Joshua WiseDCache: Add instrumentation.
2009-01-11 Joshua WiseMemory: Fix FSM for LDR/STR. Fix pre/post increment...
2009-01-10 Joshua WiseDecode: Fix conditional for immediate mode.
2009-01-10 Joshua Wisesystem: Fix message printed by DECODE debug line to...
2009-01-10 Joshua WiseEnable part 2 of the Costas test program.
next
This page took 0.055848 seconds and 4 git commands to generate.