fpgaboy.git
2008-04-19 Joshua WiseIt typechecks! Ship it!
2008-04-19 Joshua WiseFix ld a, []
2008-04-19 Joshua WiseFix tileaddr bug. Make bus interface more explicit.
2008-04-18 Joshua WiseCut 1 at output
2008-04-18 Joshua WiseVideo RAM cut 1 -- on distributed ram
2008-04-18 Joshua Wiseimpact.cmd fix again
2008-04-18 Joshua WiseReadd .keep
2008-04-18 Joshua WiseVideo RAM and a makefile change
2008-04-18 Joshua WisePoke impact.cmd to be movable
2008-04-17 Joshua WisePokes
2008-04-17 Joshua WisePokes
2008-04-17 Joshua WiseMore files needed
2008-04-17 Joshua WiseFix makefile
2008-04-17 Joshua WiseAdd files needed for build
2008-04-17 Joshua WiseAdd files needed for build
2008-04-15 Joshua WiseFix ld [] and ld []
2008-04-14 Joshua WiseFramebuffer poking
2008-04-14 Joshua WiseCut one at a framebuffer
2008-04-14 Joshua WiseSome LCDC IRQ stuffs. Working on fixing ldm_a
2008-04-13 Joshua WiseAdd mock up LCDC
2008-04-13 Joshua WiseAdd DI/EI delay test. Add LD M, A.
2008-04-08 Joshua WiseINC -> INCDEC
2008-04-07 Joshua WiseDon't print A until we have to.
2008-04-07 Joshua WiseALU8IMM
2008-04-07 Joshua WiseWire switches back up and remove cclk.
2008-04-07 Joshua WiseIt works.
2008-04-07 Joshua WiseIt works, but why?
2008-04-06 Joshua WisePUSH bugfix
2008-04-06 Joshua WiseNew generation makefile. Code that will reliably break...
2008-04-06 Joshua WiseRework it all to use the new macros.
2008-04-06 Joshua WiseCleanups to make code nicer looking. ALU subtraction...
2008-04-06 Joshua WiseFinish splitting out functions.
2008-04-06 Joshua WiseSplit out more insns
2008-04-06 Joshua WiseClean up some warnings.
2008-04-06 Joshua WiseStart refactoring instructions.
2008-04-06 Joshua WiseBugfix for SCF
2008-04-06 Joshua WiseSome reworks to prepare for transition to makefile...
2008-04-05 Joshua WiseTest interrupts. They work!
2008-04-05 Joshua WiseCut 1 at interrupt support for CPU
2008-04-04 Joshua WisePoke the LEDs. YOUR MOM WAS TOO WIDE
2008-04-04 Joshua WiseTimer works.
2008-04-04 Joshua WiseFirst cut at timer
2008-04-04 Joshua WiseAdd inc16 test, and inc16 and dec16.
2008-04-04 Joshua WiseYay. Fix retcc. Comparing against an x value - great...
2008-04-04 Joshua WiseRETCC that breaks everything. Why?
2008-04-04 Joshua WiseUpdate the 7seg more often.
2008-04-04 Joshua WiseConvert the test to use jr
2008-04-04 Joshua WiseJR and JRCC
2008-04-04 Joshua WiseAdd JP HL, add CALL CC
2008-04-03 Joshua WiseAdd an instruction tester to the test ROM.
2008-04-03 Joshua WiseFuck shell scripts, we use makefiles here
2008-04-03 Joshua WiseUpdate perms on buildrom.sh.
2008-04-03 Joshua WiseAdd buildrom.sh. Add some comments of note in System.v.
2008-04-02 Joshua WiseTweak the sign on a bit
2008-04-02 Joshua WiseAdd a ROM, and go up to 8k of RAM
2008-04-02 Joshua WiseWorking RAM :D
2008-04-02 Joshua WiseAdd files, and add a freezeswitch to debug this issue...
2008-04-02 Joshua WiseFix bug in UART where idle state is not entered by...
2008-04-01 Joshua WiseHello, Z80!
2008-04-01 Joshua WiseHello, Z80!
2008-04-01 Joshua WiseTest RAM
2008-04-01 Joshua WisePoke the UART with a stick. ABABABABABABAB
2008-04-01 Joshua WiseFix not-taken jumps. Add more ALU ops. Add ALU A ops.
2008-04-01 Joshua WiseTest JP and JP cc
2008-04-01 Joshua WiseJP
2008-04-01 Joshua WiseSpit lots of A out of the UART.
2008-04-01 Joshua WiseGet it running on the board.
2008-03-31 Joshua WiseHALP ABOUT TO BLOW AWY PROJECT
2008-03-31 Joshua WiseFix RAM bugs with kludge. Fix CALL bug. CALL test case.
2008-03-31 Joshua WiseAdd CALL (untested) and ROM and internal RAM
2008-03-31 Joshua WiseFix part of the indentation tragedy.
2008-03-31 Joshua WiseAdd RET/IRET. Fix a bug in RST where the PC pushed...
2008-03-31 Joshua WiseRST insn
2008-03-30 Joshua WiseNOP, and bug fixes
2008-03-30 Joshua WiseTest XOR
2008-03-30 Joshua WiseADC, AND, OR, XOR
2008-03-30 Joshua WiseOur first ALU operation -- ADD
2008-03-30 Joshua WiseLD{D,I} A,(HL) and LD{D,I} (HL),A
2008-03-30 Joshua WiseLDH A,(C) and LDH (C), A
2008-03-29 Joshua WiseAdd UCF for the z80 core
2008-03-29 Joshua Wiseupdate ISE project
2008-03-29 Joshua WiseMake it synthesizable.
2008-03-29 Joshua WisePUSH and POP work
2008-03-29 Joshua WiseLD reg, imm16 and LD SP,HL
2008-03-29 Joshua WiseLD with HLs
2008-03-29 Joshua WiseLD reg, reg
2008-03-29 Joshua WiseInitial
This page took 0.039837 seconds and 4 git commands to generate.