git.joshuawise.com
/
fpgaboy.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
30ef1ae
)
Wire switches back up and remove cclk.
author
Joshua Wise
<joshua@rebirth.joshuawise.com>
Mon, 7 Apr 2008 02:57:28 +0000
(22:57 -0400)
committer
Joshua Wise
<joshua@rebirth.joshuawise.com>
Mon, 7 Apr 2008 02:57:28 +0000
(22:57 -0400)
System.v
patch
|
blob
|
blame
|
history
diff --git
a/System.v
b/System.v
index
00ee4ec
..
5b0fb3c
100644
(file)
--- a/
System.v
+++ b/
System.v
@@
-72,10
+72,6
@@
module CoreTop(
wire clk;
CPUDCM dcm (.CLKIN_IN(xtal), .CLKFX_OUT(clk));
- wire cclk;
-// IBUFG ibuf (.O(cclk), .I(switches[0] & clk));
- assign cclk = clk;
-
wire [15:0] addr;
wire [7:0] data;
wire wr, rd;
@@
-120,7
+116,7
@@
module CoreTop(
.wr(wr),
.rd(rd),
.ledout(leds),
- .switches(
{switches[7:1],1'b0}
)
+ .switches(
switches
)
);
UART nouart ( /* no u */
This page took
0.01968 seconds
and
4
git commands to generate.