Joshua Wise's Git repositories - firearm.git/history - Execute.v

git.joshuawise.com / firearm.git / history

summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next

[firearm.git] / Execute.v

2009-01-05	Christopher Lu	Merge branch 'master' of nyus.joshuawise.com:/git/firearm	blob \| commitdiff \| raw
2009-01-05	Christopher Lu	really fix execute	blob \| commitdiff \| raw \| diff to current
2009-01-05	Joshua Wise	Merge nyus:/storage/git/firearm	blob \| commitdiff \| raw \| diff to current
2009-01-05	Joshua Wise	Add SPSR logic to Execute.	blob \| commitdiff \| raw \| diff to current
2009-01-05	Christopher Lu	branch added	blob \| commitdiff \| raw \| diff to current
2009-01-05	Christopher Lu	fixed v flag	blob \| commitdiff \| raw \| diff to current
2008-12-31	Joshua Wise	Execute.v: Execute multiplication happily	blob \| commitdiff \| raw \| diff to current
2008-12-31	Joshua Wise	Execute.v: Wire up the ALU.	blob \| commitdiff \| raw \| diff to current
2008-12-31	Joshua Wise	Add skeleton to Execute.v	blob \| commitdiff \| raw \| diff to current
2008-12-30	Joshua Wise	Add wires for ALU.	blob \| commitdiff \| raw \| diff to current
2008-12-29	Christopher Lu	Execute: most of an ALU, ARM_Constants: RBC -> RSC	blob \| commitdiff \| raw \| diff to current
2008-12-28	Joshua Wise	Merge nyus:/storage/git/firearm	blob \| commitdiff \| raw \| diff to current
2008-12-28	Christopher Lu	Merge branch 'master' of nyus.joshuawise.com:/git/firearm	blob \| commitdiff \| raw \| diff to current
2008-12-28	Joshua Wise	do some first pass Execute wiring	blob \| commitdiff \| raw \| diff to current
2008-12-28	Joshua Wise	Merge nyus:/storage/git/firearm	blob \| commitdiff \| raw \| diff to current
2008-12-28	Joshua Wise	holy shit my multiplier compiled the first time o__o	blob \| commitdiff \| raw \| diff to current
2008-12-28	Joshua Wise	elanus	blob \| commitdiff \| raw \| diff to current
2008-12-28	Joshua Wise	add execute skeleton	blob \| commitdiff \| raw \| diff to current

FireARM pipelined ARM-like CPU implementation in Verilog

This page took 0.091591 seconds and 25 git commands to generate.