2008-04-05 |
Joshua Wise | Test interrupts. They work! |
blob | commitdiff | raw |
2008-04-05 |
Joshua Wise | Cut 1 at interrupt support for CPU |
blob | commitdiff | raw | diff to current |
2008-04-04 |
Joshua Wise | Timer works. |
blob | commitdiff | raw | diff to current |
2008-04-04 |
Joshua Wise | First cut at timer |
blob | commitdiff | raw | diff to current |
2008-04-04 |
Joshua Wise | Add inc16 test, and inc16 and dec16. |
blob | commitdiff | raw | diff to current |
2008-04-04 |
Joshua Wise | Yay. Fix retcc. Comparing against an x value - great... |
blob | commitdiff | raw | diff to current |
2008-04-04 |
Joshua Wise | RETCC that breaks everything. Why? |
blob | commitdiff | raw | diff to current |
2008-04-04 |
Joshua Wise | Update the 7seg more often. |
blob | commitdiff | raw | diff to current |
2008-04-04 |
Joshua Wise | JR and JRCC |
blob | commitdiff | raw | diff to current |
2008-04-04 |
Joshua Wise | Add JP HL, add CALL CC |
blob | commitdiff | raw | diff to current |
2008-04-03 |
Joshua Wise | Add an instruction tester to the test ROM. |
blob | commitdiff | raw | diff to current |
2008-04-02 |
Joshua Wise | Add a ROM, and go up to 8k of RAM |
blob | commitdiff | raw | diff to current |
2008-04-02 |
Joshua Wise | Working RAM :D |
blob | commitdiff | raw | diff to current |
2008-04-02 |
Joshua Wise | Add files, and add a freezeswitch to debug this issue... |
blob | commitdiff | raw | diff to current |
2008-04-01 |
Joshua Wise | Hello, Z80! |
blob | commitdiff | raw | diff to current |
2008-04-01 |
Joshua Wise | Hello, Z80! |
blob | commitdiff | raw | diff to current |
2008-04-01 |
Joshua Wise | Test RAM |
blob | commitdiff | raw | diff to current |
2008-04-01 |
Joshua Wise | Poke the UART with a stick. ABABABABABABAB |
blob | commitdiff | raw | diff to current |
2008-04-01 |
Joshua Wise | Fix not-taken jumps. Add more ALU ops. Add ALU A ops. |
blob | commitdiff | raw | diff to current |
2008-04-01 |
Joshua Wise | JP |
blob | commitdiff | raw | diff to current |
2008-04-01 |
Joshua Wise | Spit lots of A out of the UART. |
blob | commitdiff | raw | diff to current |
2008-04-01 |
Joshua Wise | Get it running on the board. |
blob | commitdiff | raw | diff to current |
2008-03-31 |
Joshua Wise | HALP ABOUT TO BLOW AWY PROJECT |
blob | commitdiff | raw | diff to current |
2008-03-31 |
Joshua Wise | Fix RAM bugs with kludge. Fix CALL bug. CALL test case. |
blob | commitdiff | raw | diff to current |
2008-03-31 |
Joshua Wise | Add CALL (untested) and ROM and internal RAM |
blob | commitdiff | raw | diff to current |
2008-03-31 |
Joshua Wise | Fix part of the indentation tragedy. |
blob | commitdiff | raw | diff to current |
2008-03-31 |
Joshua Wise | Add RET/IRET. Fix a bug in RST where the PC pushed... |
blob | commitdiff | raw | diff to current |
2008-03-31 |
Joshua Wise | RST insn |
blob | commitdiff | raw | diff to current |
2008-03-30 |
Joshua Wise | NOP, and bug fixes |
blob | commitdiff | raw | diff to current |
2008-03-30 |
Joshua Wise | Test XOR |
blob | commitdiff | raw | diff to current |
2008-03-30 |
Joshua Wise | Our first ALU operation -- ADD |
blob | commitdiff | raw | diff to current |
2008-03-30 |
Joshua Wise | LD{D,I} A,(HL) and LD{D,I} (HL),A |
blob | commitdiff | raw | diff to current |
2008-03-30 |
Joshua Wise | LDH A,(C) and LDH (C), A |
blob | commitdiff | raw | diff to current |
2008-03-29 |
Joshua Wise | update ISE project |
blob | commitdiff | raw | diff to current |
2008-03-29 |
Joshua Wise | Make it synthesizable. |
blob | commitdiff | raw | diff to current |
2008-03-29 |
Joshua Wise | PUSH and POP work |
blob | commitdiff | raw | diff to current |
2008-03-29 |
Joshua Wise | LD reg, imm16 and LD SP,HL |
blob | commitdiff | raw | diff to current |
2008-03-29 |
Joshua Wise | LD with HLs |
blob | commitdiff | raw | diff to current |
2008-03-29 |
Joshua Wise | LD reg, reg |
blob | commitdiff | raw | diff to current |
2008-03-29 |
Joshua Wise | Initial |
blob | commitdiff | raw | diff to current |
|