Joshua Wise's Git repositories - fpgaboy.git/history - LCDC.v

]> Joshua Wise's Git repositories - fpgaboy.git/history - LCDC.v

git.joshuawise.com / fpgaboy.git / history

summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next

[fpgaboy.git] / LCDC.v

2008-05-09	Joshua Wise	Latest shit, I can't remember	blob \| commitdiff \| raw
2008-05-06	Joshua Wise	Peripherals now have internal latches.	blob \| commitdiff \| raw \| diff to current
2008-05-04	Joshua Wise	Yaaay, everything is posedge now	blob \| commitdiff \| raw \| diff to current
2008-05-04	Joshua Wise	Flop the clock polarity of the LCDC around.	blob \| commitdiff \| raw \| diff to current
2008-04-28	Joshua Wise	Fix insn_bit. HOLY SHIT THE BOOT ROM WORKS c.c	blob \| commitdiff \| raw \| diff to current
2008-04-19	Joshua Wise	Remove gated clock and hence remove S.	blob \| commitdiff \| raw \| diff to current
2008-04-19	Joshua Wise	Gate off vraminuse, oaminuse, etc with wehther the...	blob \| commitdiff \| raw \| diff to current
2008-04-19	Joshua Wise	Fix some sync issues? Maybe?	blob \| commitdiff \| raw \| diff to current
2008-04-19	Joshua Wise	Make it easy to see what's going wrong.	blob \| commitdiff \| raw \| diff to current
2008-04-19	Joshua Wise	It typechecks! Ship it!	blob \| commitdiff \| raw \| diff to current
2008-04-19	Joshua Wise	Fix tileaddr bug. Make bus interface more explicit.	blob \| commitdiff \| raw \| diff to current
2008-04-18	Joshua Wise	Cut 1 at output	blob \| commitdiff \| raw \| diff to current
2008-04-18	Joshua Wise	Video RAM cut 1 -- on distributed ram	blob \| commitdiff \| raw \| diff to current
2008-04-18	Joshua Wise	Video RAM and a makefile change	blob \| commitdiff \| raw \| diff to current
2008-04-14	Joshua Wise	Cut one at a framebuffer	blob \| commitdiff \| raw \| diff to current
2008-04-14	Joshua Wise	Some LCDC IRQ stuffs. Working on fixing ldm_a	blob \| commitdiff \| raw \| diff to current
2008-04-13	Joshua Wise	Add mock up LCDC	blob \| commitdiff \| raw \| diff to current

Partial Nintendo GameBoy / GBZ80 implementation on a Xilinx FPGA

This page took 0.081514 seconds and 24 git commands to generate.