]> Joshua Wise's Git repositories - fpgaboy.git/history - GBZ80Core.v
git.joshuawise.com / fpgaboy.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Fix RAM bugs with kludge. Fix CALL bug. CALL test case.
[fpgaboy.git] / GBZ80Core.v
2008-03-31 Joshua WiseFix RAM bugs with kludge. Fix CALL bug. CALL test case. blob | commitdiff | raw
2008-03-31 Joshua WiseAdd CALL (untested) and ROM and internal RAM blob | commitdiff | raw | diff to current
2008-03-31 Joshua WiseFix part of the indentation tragedy. blob | commitdiff | raw | diff to current
2008-03-31 Joshua WiseAdd RET/IRET. Fix a bug in RST where the PC pushed... blob | commitdiff | raw | diff to current
2008-03-31 Joshua WiseRST insn blob | commitdiff | raw | diff to current
2008-03-30 Joshua WiseNOP, and bug fixes blob | commitdiff | raw | diff to current
2008-03-30 Joshua WiseADC, AND, OR, XOR blob | commitdiff | raw | diff to current
2008-03-30 Joshua WiseOur first ALU operation -- ADD blob | commitdiff | raw | diff to current
2008-03-30 Joshua WiseLD{D,I} A,(HL) and LD{D,I} (HL),A blob | commitdiff | raw | diff to current
2008-03-30 Joshua WiseLDH A,(C) and LDH (C), A blob | commitdiff | raw | diff to current
2008-03-29 Joshua WiseMake it synthesizable. blob | commitdiff | raw | diff to current
2008-03-29 Joshua WisePUSH and POP work blob | commitdiff | raw | diff to current
2008-03-29 Joshua WiseLD reg, imm16 and LD SP,HL blob | commitdiff | raw | diff to current
2008-03-29 Joshua WiseLD with HLs blob | commitdiff | raw | diff to current
2008-03-29 Joshua WiseLD reg, reg blob | commitdiff | raw | diff to current
2008-03-29 Joshua WiseInitial blob | commitdiff | raw | diff to current
Partial Nintendo GameBoy / GBZ80 implementation on a Xilinx FPGA
This page took 0.090231 seconds and 23 git commands to generate.