]> Joshua Wise's Git repositories - fpgaboy.git/history - GBZ80Core.v
First cut at timer
[fpgaboy.git] / GBZ80Core.v
2008-04-04 Joshua WiseAdd inc16 test, and inc16 and dec16.
2008-04-04 Joshua WiseYay. Fix retcc. Comparing against an x value - great...
2008-04-04 Joshua WiseRETCC that breaks everything. Why?
2008-04-04 Joshua WiseJR and JRCC
2008-04-04 Joshua WiseAdd JP HL, add CALL CC
2008-04-03 Joshua WiseAdd an instruction tester to the test ROM.
2008-04-01 Joshua WiseFix not-taken jumps. Add more ALU ops. Add ALU A ops.
2008-04-01 Joshua WiseJP
2008-04-01 Joshua WiseSpit lots of A out of the UART.
2008-04-01 Joshua WiseGet it running on the board.
2008-03-31 Joshua WiseHALP ABOUT TO BLOW AWY PROJECT
2008-03-31 Joshua WiseFix RAM bugs with kludge. Fix CALL bug. CALL test case.
2008-03-31 Joshua WiseAdd CALL (untested) and ROM and internal RAM
2008-03-31 Joshua WiseFix part of the indentation tragedy.
2008-03-31 Joshua WiseAdd RET/IRET. Fix a bug in RST where the PC pushed...
2008-03-31 Joshua WiseRST insn
2008-03-30 Joshua WiseNOP, and bug fixes
2008-03-30 Joshua WiseADC, AND, OR, XOR
2008-03-30 Joshua WiseOur first ALU operation -- ADD
2008-03-30 Joshua WiseLD{D,I} A,(HL) and LD{D,I} (HL),A
2008-03-30 Joshua WiseLDH A,(C) and LDH (C), A
2008-03-29 Joshua WiseMake it synthesizable.
2008-03-29 Joshua WisePUSH and POP work
2008-03-29 Joshua WiseLD reg, imm16 and LD SP,HL
2008-03-29 Joshua WiseLD with HLs
2008-03-29 Joshua WiseLD reg, reg
2008-03-29 Joshua WiseInitial
This page took 0.133064 seconds and 34 git commands to generate.