some more haxing

[netwatch.git] / include / reg-82801b.h

diff --git a/include/reg-82801b.h b/include/reg-82801b.h
index ca7e3b523d904d49831c10d586d556a030810980..4e116c27c917568f20525d32af98da2e69d1e747 100644 (file)
--- a/include/reg-82801b.h
+++ b/include/reg-82801b.h
@@ -29,6 +29,24 @@
 #define ICH2_LPC_PCI_MON7_TRP_RNG      0xCA
 #define ICH2_LPC_PCI_MON_TRP_MSK       0xCC
 
 #define ICH2_LPC_PCI_MON7_TRP_RNG      0xCA
 #define ICH2_LPC_PCI_MON_TRP_MSK       0xCC
 

+#define ICH2_PMBASE_PM1_STS            0x00
+#define ICH2_PM1_STS_WAK_STS           (1 << 15)
+#define ICH2_PM1_STS_PRBTNOR_STS       (1 << 11)
+#define ICH2_PM1_STS_RTC_STS           (1 << 10)
+#define ICH2_PM1_STS_PWRBTN_STS                (1 << 8)
+#define ICH2_PM1_STS_GBL_STS           (1 << 5)
+#define ICH2_PM1_STS_BM_STS            (1 << 4)
+#define ICH2_PM1_STS_TMROF_STS         (1 << 0)
+
+#define ICH2_PMBASE_PM1_EN             0x02
+#define ICH2_PM1_EN_RTC_EN             (1 << 10)
+#define ICH2_PM1_EN_PWRBTN_EN          (1 << 8)
+#define ICH2_PM1_EN_GBL_EN             (1 << 5)
+#define ICH2_PM1_EN_TMROF_EN           (1 << 0
+
+#define ICH2_PMBASE_PM1_TMR            0x08
+#define ICH2_PM1_TMR_FREQ              3579545         /* This will be the encryption key for a question on the test. */
+

 #define ICH2_PMBASE_SMI_EN             0x30
 #define ICH2_SMI_EN_PERIODIC_EN                (1 << 14)
 #define ICH2_SMI_EN_TCO_EN             (1 << 13)
 #define ICH2_PMBASE_SMI_EN             0x30
 #define ICH2_SMI_EN_PERIODIC_EN                (1 << 14)
 #define ICH2_SMI_EN_TCO_EN             (1 << 13)


@@ -58,6 +76,42 @@
 #define ICH2_SMI_STS_LEGACY_USB_STS    (1 << 3)
 #define ICH2_SMI_STS_BIOS_STS          (1 << 2)
 
 #define ICH2_SMI_STS_LEGACY_USB_STS    (1 << 3)
 #define ICH2_SMI_STS_BIOS_STS          (1 << 2)
 

+#define ICH2_PMBASE_MON_SMI            0x40
+#define ICH2_MON_SMI_DEV7_TRAP_STS     (1 << 15)
+#define ICH2_MON_SMI_DEV6_TRAP_STS     (1 << 14)
+#define ICH2_MON_SMI_DEV5_TRAP_STS     (1 << 13)
+#define ICH2_MON_SMI_DEV4_TRAP_STS     (1 << 12)
+#define ICH2_MON_SMI_DEV7_TRAP_EN      (1 << 11)
+#define ICH2_MON_SMI_DEV6_TRAP_EN      (1 << 10)
+#define ICH2_MON_SMI_DEV5_TRAP_EN      (1 << 9)
+#define ICH2_MON_SMI_DEV4_TRAP_EN      (1 << 8)
+
+#define ICH2_PMBASE_DEVACT_STS         0x44
+#define ICH2_DEVACT_STS_ADLIB_ACT_STS  (1 << 13)
+#define ICH2_DEVACT_STS_KBC_ACT_STS    (1 << 12)
+#define ICH2_DEVACT_STS_MIDI_ACT_STS   (1 << 11)
+#define ICH2_DEVACT_STS_AUDIO_ACT_STS  (1 << 10)
+#define ICH2_DEVACT_STS_PIRQDH_ACT_STS (1 << 9)
+#define ICH2_DEVACT_STS_PIRQCG_ACT_STS (1 << 8)
+#define ICH2_DEVACT_STS_PIRQBF_ACT_STS (1 << 7)
+#define ICH2_DEVACT_STS_PIRQAE_ACT_STS (1 << 6)
+#define ICH2_DEVACT_STS_LEG_ACT_STS    (1 << 5)
+#define ICH2_DEVACT_STS_IDES1_ACT_STS  (1 << 3)
+#define ICH2_DEVACT_STS_IDES0_ACT_STS  (1 << 2)
+#define ICH2_DEVACT_STS_IDEP1_ACT_STS  (1 << 1)
+#define ICH2_DEVACT_STS_IDEP0_ACT_STS  (1 << 0)
+
+#define ICH2_PMBASE_DEVTRAP_EN         0x48
+#define ICH2_DEVTRAP_EN_ADLIB_TRP_EN   (1 << 13)
+#define ICH2_DEVTRAP_EN_KBC_TRP_EN     (1 << 12)
+#define ICH2_DEVTRAP_EN_MIDI_TRP_EN    (1 << 11)
+#define ICH2_DEVTRAP_EN_AUDIO_TRP_EN   (1 << 10)
+#define ICH2_DEVTRAP_EN_LEG_TRP_EN     (1 << 5)
+#define ICH2_DEVTRAP_EN_IDES1_TRP_EN   (1 << 3)
+#define ICH2_DEVTRAP_EN_IDES0_TRP_EN   (1 << 2)
+#define ICH2_DEVTRAP_EN_IDEP1_TRP_EN   (1 << 1)
+#define ICH2_DEVTRAP_EN_IDEP0_TRP_EN   (1 << 0)
+

 #define ICH2_IDE_BUS                   0
 #define ICH2_IDE_DEV                   31
 #define ICH2_IDE_FN                    1
 #define ICH2_IDE_BUS                   0
 #define ICH2_IDE_DEV                   31
 #define ICH2_IDE_FN                    1