]> Joshua Wise's Git repositories - fpgaboy.git/blob - CoreTop.prj
Add cut 1 of a cellram module
[fpgaboy.git] / CoreTop.prj
1 verilog work "Uart.v"
2 verilog work "Timer.v"
3 verilog work "Interrupt.v"
4 verilog work "GBZ80Core.v"
5 verilog work "CPUDCM.v"
6 verilog work "7seg.v"
7 verilog work "System.v"
8 verilog work "LCDC.v"
9 verilog work "Framebuffer.v"
10 verilog work "pixDCM.v"
11 verilog work "Sound1.v"
12 verilog work "Sound2.v"
13 verilog work "Soundcore.v"
This page took 0.023231 seconds and 4 git commands to generate.