]> Joshua Wise's Git repositories - fpgaboy.git/blame_incremental - CoreTop.prj
IP
[fpgaboy.git] / CoreTop.prj
... / ...
CommitLineData
1verilog work "Uart.v"
2verilog work "Timer.v"
3verilog work "Interrupt.v"
4verilog work "core/GBZ80Core.v"
5verilog work "CPUDCM.v"
6verilog work "7seg.v"
7verilog work "System.v"
8verilog work "LCDC.v"
9verilog work "Framebuffer.v"
10verilog work "pixDCM.v"
11verilog work "Sound1.v"
12verilog work "Sound2.v"
13verilog work "Soundcore.v"
14verilog work "Buttons.v"
15verilog work "PS2Button.v"
16verilog work "Ethernet.v"
17verilog work "ethDCM.v"
This page took 0.021616 seconds and 5 git commands to generate.