IP
[fpgaboy.git] / opcodes
CommitLineData
f9000d73
JW
1YET UNIMPLEMENTED:
2
3imm3 = 3-bit immediate value in 8 bits
4imm8 = 8-bit immediate value
5imm16 = 16-bit immediate value
616m8 = 8-bit value at the 16-bit address
78m8 = 8-bit value at the 8-bit address (the 16-bit equivalent is 0xFF00 + addr)
8
9bits insn notes
f9000d73 100000 1000 LD 16m16,SP loads SP
f9000d73 110001 0000 STOP
f9000d73
JW
120111 0110 HALT Danger! Helvetica!
131100 1011 - - - see two-byte opcodes below
f9000d73
JW
14
15*****************************
16
17fucking two-byte opcodes
18
19bits insn notes
201100 1011 0000 0000 RLC B
211100 1011 0000 0001 RLC C
221100 1011 0000 0010 RLC D
231100 1011 0000 0011 RLC E
241100 1011 0000 0100 RLC H
251100 1011 0000 0101 RLC L
261100 1011 0000 0110 RLC (HL)
271100 1011 0000 0111 RLC A
28
291100 1011 0000 1000 RRC B
301100 1011 0000 1001 RRC C
311100 1011 0000 1010 RRC D
321100 1011 0000 1011 RRC E
331100 1011 0000 1100 RRC H
341100 1011 0000 1101 RRC L
351100 1011 0000 1110 RRC (HL)
361100 1011 0000 1111 RRC A
37
381100 1011 0001 0000 RL B
391100 1011 0001 0001 RL C
401100 1011 0001 0010 RL D
411100 1011 0001 0011 RL E
421100 1011 0001 0100 RL H
431100 1011 0001 0101 RL L
441100 1011 0001 0110 RL (HL)
451100 1011 0001 0111 RL A
46
471100 1011 0001 1000 RR B
481100 1011 0001 1001 RR C
491100 1011 0001 1010 RR D
501100 1011 0001 1011 RR E
511100 1011 0001 1100 RR H
521100 1011 0001 1101 RR L
531100 1011 0001 1110 RR (HL)
541100 1011 0001 1111 RR A
55
561100 1011 0010 0000 SLA B
571100 1011 0010 0001 SLA C
581100 1011 0010 0010 SLA D
591100 1011 0010 0011 SLA E
601100 1011 0010 0100 SLA H
611100 1011 0010 0101 SLA L
621100 1011 0010 0110 SLA (HL)
631100 1011 0010 0111 SLA A
64
651100 1011 0010 1000 SRA B
661100 1011 0010 1001 SRA C
671100 1011 0010 1010 SRA D
681100 1011 0010 1011 SRA E
691100 1011 0010 1100 SRA H
701100 1011 0010 1101 SRA L
711100 1011 0010 1110 SRA (HL)
721100 1011 0010 1111 SRA A
73
741100 1011 0011 1000 SRL B
751100 1011 0011 1001 SRL C
761100 1011 0011 1010 SRL D
771100 1011 0011 1011 SRL E
781100 1011 0011 1100 SRL H
791100 1011 0011 1101 SRL L
801100 1011 0011 1110 SRL (HL)
811100 1011 0011 1111 SRL A
82
831100 1011 0011 0000 SWAP B swaps upper and lower nibbles of a byte
841100 1011 0011 0001 SWAP C
851100 1011 0011 0010 SWAP D
861100 1011 0011 0011 SWAP E
871100 1011 0011 0100 SWAP H
881100 1011 0011 0101 SWAP L
891100 1011 0011 0110 SWAP (HL)
901100 1011 0011 0111 SWAP A
91
f9000d73
JW
921100 1011 1000 0000 RES imm3, B reset bit specified by imm3
931100 1011 1000 0001 RES imm3, C
941100 1011 1000 0010 RES imm3, D
951100 1011 1000 0011 RES imm3, E
961100 1011 1000 0100 RES imm3, H
971100 1011 1000 0101 RES imm3, L
981100 1011 1000 0110 RES imm3, (HL)
991100 1011 1000 0111 RES imm3, A
100
1011100 1011 1100 0000 SET imm3, B set bit specified by imm3
1021100 1011 1100 0001 SET imm3, C
1031100 1011 1100 0010 SET imm3, D
1041100 1011 1100 0011 SET imm3, E
1051100 1011 1100 0100 SET imm3, H
1061100 1011 1100 0101 SET imm3, L
1071100 1011 1100 0110 SET imm3, (HL)
1081100 1011 1100 0111 SET imm3, A
This page took 0.041981 seconds and 5 git commands to generate.