]> Joshua Wise's Git repositories - fpgaboy.git/blame - CoreTop.prj
Add files needed for build
[fpgaboy.git] / CoreTop.prj
CommitLineData
4a393852
JW
1verilog work "Uart.v"
2verilog work "Timer.v"
3verilog work "Interrupt.v"
4verilog work "GBZ80Core.v"
5verilog work "CPUDCM.v"
6verilog work "7seg.v"
7verilog work "System.v"
8verilog work "LCDC.v"
9verilog work "Framebuffer.v"
10verilog work "pixDCM.v"
This page took 0.027577 seconds and 4 git commands to generate.