]>
Commit | Line | Data |
---|---|---|
1 | `include "ARM_Constants.v" | |
2 | ||
3 | module Memory( | |
4 | input clk, | |
5 | input Nrst, | |
6 | ||
7 | /* bus interface */ | |
8 | output reg [31:0] busaddr, | |
9 | output reg rd_req, | |
10 | output reg wr_req, | |
11 | input rw_wait, | |
12 | output reg [31:0] wr_data, | |
13 | input [31:0] rd_data, | |
14 | ||
15 | /* regfile interface */ | |
16 | output reg [3:0] st_read, | |
17 | input [31:0] st_data, | |
18 | ||
19 | /* stage inputs */ | |
20 | input inbubble, | |
21 | input [31:0] pc, | |
22 | input [31:0] insn, | |
23 | input [31:0] op0, | |
24 | input [31:0] op1, | |
25 | input [31:0] op2, | |
26 | input write_reg, | |
27 | input [3:0] write_num, | |
28 | input [31:0] write_data, | |
29 | ||
30 | /* outputs */ | |
31 | output reg outstall, | |
32 | output reg outbubble, | |
33 | output reg [31:0] outpc, | |
34 | output reg [31:0] outinsn, | |
35 | output reg out_write_reg = 1'b0, | |
36 | output reg [3:0] out_write_num = 4'bxxxx, | |
37 | output reg [31:0] out_write_data = 32'hxxxxxxxx | |
38 | ); | |
39 | ||
40 | reg [31:0] addr, raddr, prev_raddr, next_regdata; | |
41 | reg [3:0] next_regsel, cur_reg, prev_reg; | |
42 | reg next_writeback, next_notdone, next_inc_next; | |
43 | reg [31:0] align_s1, align_s2, align_rddata; | |
44 | ||
45 | wire next_outbubble; | |
46 | wire next_write_reg; | |
47 | wire [3:0] next_write_num; | |
48 | wire [31:0] next_write_data; | |
49 | ||
50 | reg [15:0] regs, next_regs; | |
51 | reg started = 1'b0, next_started; | |
52 | reg [5:0] offset, prev_offset, offset_sel; | |
53 | ||
54 | reg notdone = 1'b0; | |
55 | reg inc_next = 1'b0; | |
56 | ||
57 | always @(posedge clk) | |
58 | begin | |
59 | outpc <= pc; | |
60 | outinsn <= insn; | |
61 | outbubble <= next_outbubble; | |
62 | out_write_reg <= next_write_reg; | |
63 | out_write_num <= next_write_num; | |
64 | out_write_data <= next_write_data; | |
65 | notdone <= next_notdone; | |
66 | inc_next <= next_inc_next; | |
67 | regs <= next_regs; | |
68 | prev_reg <= cur_reg; | |
69 | started <= next_started; | |
70 | prev_offset <= offset; | |
71 | prev_raddr <= raddr; | |
72 | end | |
73 | ||
74 | always @(*) | |
75 | begin | |
76 | addr = 32'hxxxxxxxx; | |
77 | raddr = 32'hxxxxxxxx; | |
78 | rd_req = 1'b0; | |
79 | wr_req = 1'b0; | |
80 | wr_data = 32'hxxxxxxxx; | |
81 | busaddr = 32'hxxxxxxxx; | |
82 | outstall = 1'b0; | |
83 | next_notdone = 1'b0; | |
84 | next_write_reg = write_reg; | |
85 | next_write_num = write_num; | |
86 | next_write_data = write_data; | |
87 | next_inc_next = 1'b0; | |
88 | next_outbubble = inbubble; | |
89 | outstall = 1'b0; | |
90 | next_regs = 16'b0; | |
91 | next_started = started; | |
92 | offset = prev_offset; | |
93 | ||
94 | casez(insn) | |
95 | `DECODE_LDRSTR_UNDEFINED: begin end | |
96 | `DECODE_LDRSTR: begin | |
97 | if (!inbubble) begin | |
98 | next_outbubble = rw_wait; | |
99 | outstall = rw_wait | notdone; | |
100 | ||
101 | addr = insn[23] ? op0 + op1 : op0 - op1; /* up/down select */ | |
102 | raddr = insn[24] ? op0 : addr; /* pre/post increment */ | |
103 | busaddr = {raddr[31:2], 2'b0}; | |
104 | rd_req = insn[20]; | |
105 | wr_req = ~insn[20]; | |
106 | ||
107 | /* rotate to correct position */ | |
108 | align_s1 = raddr[1] ? {rd_data[15:0], rd_data[31:16]} : rd_data; | |
109 | align_s2 = raddr[0] ? {align_s1[7:0], align_s1[31:8]} : align_s1; | |
110 | /* select byte or word */ | |
111 | align_rddata = insn[22] ? {24'b0, align_s2[7:0]} : align_s2; | |
112 | ||
113 | if(!insn[20]) begin | |
114 | wr_data = insn[22] ? {4{op2[7:0]}} : op2; /* XXX need to actually store just a byte */ | |
115 | end | |
116 | else if(!inc_next) begin | |
117 | next_write_reg = 1'b1; | |
118 | next_write_num = insn[15:12]; | |
119 | next_write_data = align_rddata; | |
120 | next_inc_next = 1'b1; | |
121 | end | |
122 | else if(insn[21]) begin | |
123 | next_write_reg = 1'b1; | |
124 | next_write_num = insn[19:16]; | |
125 | next_write_data = addr; | |
126 | end | |
127 | next_notdone = rw_wait & insn[20] & insn[21]; | |
128 | end | |
129 | end | |
130 | `DECODE_LDMSTM: begin | |
131 | rd_req = insn[20]; | |
132 | wr_req = ~insn[20]; | |
133 | if(!started) begin | |
134 | // next_regs = insn[23] ? op1[15:0] : op1[0:15]; | |
135 | /** verilator can suck my dick */ | |
136 | next_regs = insn[23] ? op1[15:0] : {op1[0], op1[1], op1[2], op1[3], op1[4], op1[5], op1[6], op1[7], | |
137 | op1[8], op1[9], op1[10], op1[11], op1[12], op1[13], op1[14], op1[15]}; | |
138 | offset = 6'b0; | |
139 | next_started = 1'b1; | |
140 | end | |
141 | else if(inc_next) begin | |
142 | if(insn[21]) begin | |
143 | next_write_reg = 1'b1; | |
144 | next_write_num = insn[19:16]; | |
145 | next_write_data = insn[23] ? op0 + {26'b0, prev_offset} : op0 - {26'b0, prev_offset}; | |
146 | end | |
147 | next_started = 1'b0; | |
148 | end | |
149 | else if(rw_wait) begin | |
150 | next_regs = regs; | |
151 | cur_reg = prev_reg; | |
152 | raddr = prev_raddr; | |
153 | end | |
154 | else begin | |
155 | casez(regs) | |
156 | 16'b???????????????1: begin | |
157 | cur_reg = 4'h0; | |
158 | next_regs = {regs[15:1], 1'b0}; | |
159 | end | |
160 | 16'b??????????????10: begin | |
161 | cur_reg = 4'h1; | |
162 | next_regs = {regs[15:2], 2'b0}; | |
163 | end | |
164 | 16'b?????????????100: begin | |
165 | cur_reg = 4'h2; | |
166 | next_regs = {regs[15:3], 3'b0}; | |
167 | end | |
168 | 16'b????????????1000: begin | |
169 | cur_reg = 4'h3; | |
170 | next_regs = {regs[15:4], 4'b0}; | |
171 | end | |
172 | 16'b???????????10000: begin | |
173 | cur_reg = 4'h4; | |
174 | next_regs = {regs[15:5], 5'b0}; | |
175 | end | |
176 | 16'b??????????100000: begin | |
177 | cur_reg = 4'h5; | |
178 | next_regs = {regs[15:6], 6'b0}; | |
179 | end | |
180 | 16'b?????????1000000: begin | |
181 | cur_reg = 4'h6; | |
182 | next_regs = {regs[15:7], 7'b0}; | |
183 | end | |
184 | 16'b????????10000000: begin | |
185 | cur_reg = 4'h7; | |
186 | next_regs = {regs[15:8], 8'b0}; | |
187 | end | |
188 | 16'b???????100000000: begin | |
189 | cur_reg = 4'h8; | |
190 | next_regs = {regs[15:9], 9'b0}; | |
191 | end | |
192 | 16'b??????1000000000: begin | |
193 | cur_reg = 4'h9; | |
194 | next_regs = {regs[15:10], 10'b0}; | |
195 | end | |
196 | 16'b?????10000000000: begin | |
197 | cur_reg = 4'hA; | |
198 | next_regs = {regs[15:11], 11'b0}; | |
199 | end | |
200 | 16'b????100000000000: begin | |
201 | cur_reg = 4'hB; | |
202 | next_regs = {regs[15:12], 12'b0}; | |
203 | end | |
204 | 16'b???1000000000000: begin | |
205 | cur_reg = 4'hC; | |
206 | next_regs = {regs[15:13], 13'b0}; | |
207 | end | |
208 | 16'b??10000000000000: begin | |
209 | cur_reg = 4'hD; | |
210 | next_regs = {regs[15:14], 14'b0}; | |
211 | end | |
212 | 16'b?100000000000000: begin | |
213 | cur_reg = 4'hE; | |
214 | next_regs = {regs[15], 15'b0}; | |
215 | end | |
216 | 16'b1000000000000000: begin | |
217 | cur_reg = 4'hF; | |
218 | next_regs = 16'b0; | |
219 | end | |
220 | default: begin | |
221 | cur_reg = 4'hx; | |
222 | next_regs = 16'b0; | |
223 | end | |
224 | endcase | |
225 | cur_reg = insn[23] ? 4'hF - cur_reg : cur_reg; | |
226 | offset = prev_offset + 6'h4; | |
227 | offset_sel = insn[24] ? offset : prev_offset; | |
228 | raddr = insn[23] ? op0 + {26'b0, offset_sel} : op0 - {26'b0, offset_sel}; | |
229 | ||
230 | if(insn[20]) begin | |
231 | next_write_reg = 1'b1; | |
232 | next_write_num = cur_reg; | |
233 | next_write_data = rd_data; | |
234 | end | |
235 | ||
236 | st_read = cur_reg; | |
237 | wr_data = st_data; | |
238 | ||
239 | next_inc_next = next_regs == 16'b0; | |
240 | next_notdone = ~next_inc_next | (rw_wait & insn[20] & insn[21]); | |
241 | busaddr = {raddr[31:2], 2'b0}; | |
242 | end | |
243 | end | |
244 | default: begin end | |
245 | endcase | |
246 | end | |
247 | endmodule |