]> Joshua Wise's Git repositories - fpgaboy.git/blame_incremental - core/insn_ld_reg_hl.v
Merge branch 'master' of lu@anyus.res.cmu.edu:/storage/fpga/FPGABoy
[fpgaboy.git] / core / insn_ld_reg_hl.v
... / ...
CommitLineData
1`define INSN_LD_reg_HL 9'b001xxx110
2
3`ifdef EXECUTE
4 `INSN_LD_reg_HL: begin
5 case(cycle)
6 0: `EXEC_READ(`_HL)
7 1: begin
8 `EXEC_INC_PC
9 `EXEC_NEWCYCLE
10 end
11 endcase
12 end
13`endif
14
15`ifdef WRITEBACK
16 `INSN_LD_reg_HL: begin
17 case (cycle)
18 0: begin end
19 1: case (opcode[5:3])
20 `INSN_reg_A: `_A <= rdata;
21 `INSN_reg_B: `_B <= rdata;
22 `INSN_reg_C: `_C <= rdata;
23 `INSN_reg_D: `_D <= rdata;
24 `INSN_reg_E: `_E <= rdata;
25 `INSN_reg_H: `_H <= rdata;
26 `INSN_reg_L: `_L <= rdata;
27 endcase
28 endcase
29 end
30`endif
This page took 0.025376 seconds and 4 git commands to generate.