]> Joshua Wise's Git repositories - fpgaboy.git/blame_incremental - insn_ldx_ahl.v
Route RAM to pads
[fpgaboy.git] / insn_ldx_ahl.v
... / ...
CommitLineData
1`ifdef EXECUTE
2 `INSN_LDx_AHL: begin
3 case (cycle)
4 0: if (opcode[3]) // LDx A, (HL)
5 `EXEC_READ(`_HL)
6 else
7 `EXEC_WRITE(`_HL, `_A)
8 1: begin
9 `EXEC_NEWCYCLE
10 `EXEC_INC_PC
11 end
12 endcase
13 end
14`endif
15
16`ifdef WRITEBACK
17 `INSN_LDx_AHL: begin
18 case (cycle)
19 0: begin /* Type F */ end
20 1: begin
21 if (opcode[3])
22 `_A <= rdata;
23 `_HL <= opcode[4] ? // if set, LDD, else LDI
24 (`_HL - 1) :
25 (`_HL + 1);
26 end
27 endcase
28 end
29`endif
This page took 0.026376 seconds and 4 git commands to generate.