Memory: Add STRB support, en manera de A.

[firearm.git] / BlockRAM.v

diff --git a/BlockRAM.v b/BlockRAM.v
index 30f7515c698dc33d7de61d5ae55a6e1b0f9ec937..e0eceeb8009caa4c458c95301ca5666d6fb8e09a 100644 (file)
--- a/BlockRAM.v
+++ b/BlockRAM.v
@@ -12,7 +12,7 @@ module BlockRAM(
         * 0x00004000.  rdata and ready must be driven to zero if the
         * address is not within the range of this module.
         */
-       wire decode = (bus_addr & ~32'h00003FFF) == 32'h00000000;
+       wire decode = bus_addr[31:14] == 18'b0;
        wire [13:0] ramaddr = {bus_addr[13:2], 2'b0};   /* mask off lower two bits
                                                         * for word alignment */
 
@@ -31,7 +31,7 @@ module BlockRAM(
        always @(posedge clk)
        begin
                if (bus_wr && decode)
-                       data[ramaddr[13:2]] <= bus_wdata;
+                       data[ramaddr[13:2]] = bus_wdata;
                
                /* This is not allowed to be conditional -- stupid Xilinx
                 * blockram. */